SweRV on Zedboard?


Has anyone tried to put SweRV on Zedboard? Any luck, making it work?
We have reviewed this link but it doesn't help : https://github.com/westerndigitalcorporation/swerv_eh1_fpga


Here is our status as per our engineers ...

"We are able to port the swerv core onto the Zedboard. After this we are making a simple "hello world" application to upload onto RISCV core.

To upload this application we are using openocd as debugging tool. So we are successfully able to communicate with jtag-smt2 module on zedboard using openocd i.e by giving jtag-smt2 configuration file as parameter in openocd. After that we need to upload a sample application on SweRV core in PL section, so we need core specific configuration file which we don't have. So what are the changes to be made in core configuration file which is compatible with RISCV core?

For Zed-board we are using "zynq-7000.cfg" as in file ARM CORTEX A9 configurations are specified. How do we remove those and add RISCV configuration for PL section?

Any pointer or help will be greatly appreciated.

Join technical-discuss@lists.chipsalliance.org to automatically receive all group messages.